VER : 1A

BOM P/N	Description
31ZR7MB0000	ZR7B MB(UMA,BT)W/O CPU
31ZR7MB0010	ZR7B MB(SG,MADS,SAM,BT,3G)W/O CPU

ZR7B SYSTEM BLOCK DIAGRAM



BOM Option Table

Reference	Description
IV@	for UMA only SKU
SW@	for Switchable Graphic only SKU
MP@	for Madison & Park different parts
VRAM@	for different VRAM parts
3G@	for 3G function
*	do not stuff

Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	Block Diagram	1A

Date: Friday, March 05, 2010 Sheet 1 of 50

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)



GPU PWR CTRL Option 2 (VDDR3 after VDDR1)



Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

Thermal Follow Chart



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	PWR Status & GPU PWR CRL & THRM	1A

Date: Friday, March 05, 2010 Sheet 2 of 50



IDT: AL003197001 (ICS9LVS3197AKLFT)
Realtek: AL000890000 (RTM890N-632-GRT)
Silego: AL000595000 (SLG8LV595VTR)

CPU_CLK select



	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus



CLK Enable



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	Clock Generator	1A

Date: Friday, March 05, 2010 Sheet 3 of 50

AUBURNDALE/CLARKSFIELD PROCESSOR (DMI,PEG,FDI)



AUBURNDALE/CLARKSFIELD PROCESSOR (CLK,MISC,JTAG)



Thermaltrip protect



VTT PWR_Good



Processor pull-up



Use a voltage divider with VDDQ (1.5V) rail (ON in S3) and resistor combination of 4.75K (to VDDQ)/12K(to GND) to generate the required voltage.
Note: CRB uses a 3.3V (always ON) rail with 2K and 1K combination.

JTAG MAPPING



Scan Chain (Default)	STUFF -> R469, R491, R497 NO STUFF -> R489, R490
CPU Only	STUFF -> R490, R491 NO STUFF -> R469, R489, R507
GMCH Only	STUFF -> R489, R507 NO STUFF -> R491, R490, R469

Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	AUBURNDA 1/4	1A

Date: Friday, March 05, 2010 Sheet 4 of 50

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	AUBURNDA 2/4	1A

Date: Friday, March 05, 2010 Sheet 5 of 50



AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)

AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)





Note:
For Validating IMVP VR R6451 should be STUFF and R2N1 NO_STUFF

HFM_VID : Max 1.4V
LFM_VID : Min 0.65V

Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	AUBURNDA 3/4 (PWR)	1A

Date: Friday, March 05, 2010 Sheet 6 of 50

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)



AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



Processor Strapping

	1	0	DEFAULT	
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled	1	CFG0 R186 *3.01K_NC
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed	1	CFG3 R169 3.01K/F_4
CFG4 (Embended Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Diplay Port	Enabled; An external Display port device is connected to the Embedded Display port	1	CFG4 R162 *3.01K
T h e e c d B1 B P R				CFG7 R172 *3.01K/F_4

Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	AUBURNDA 4/4	1A

Date: Friday, March 05, 2010 Sheet 7 of 50

IBEX PEAK-M (DMI,FDI,GPIO)



IBEX PEAK-M (LVDS,DDI)



PCH Pull-high/low



System PWR_OK



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	IBEX PEAK-M 1/6	1A

Date: Friday, March 05, 2010 Sheet 8 of 50

RTC Circuitry



HDA Bus



PCH SPI





PCH Strap Pin Configuration Table-1

INTVRMEN	Integrated 1.05V VRM Enable / Disable	1 = Integrated VRM is enabled 0 = Integrated VRM is disabled	+VCCRTC R593 330K_6 PCH_INVRMEN
SPI_MOSI	TPM Functionality Disable	1 = Enabled 0 = Disable	+3V R529 *1K_4 SPI_SI_R
SPKR	Reboot option at power-up	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled	+3V R522 *1K/F_4 SPKR
HDA_DOCK_EN #/GPIO33	Flash Descriptor Security Override	0 = Flash Descriptor Security will be overridden 1 = Security measure defined in the Flash Descriptor will be enabled.	PCH_GPIO33 R286 *1K/F_4 R293 *10K_4 +3V
GNT0#, GNT1#	Boot BIOS Strap	(0,0) = LPC (0,1) = Reserved NAND (1,0) = PCI (1,1) = SPI	R455 1K_4 R612 1K_4 +3V <10> PCI_GNT0# R282 *1K_4 <10> PCI_GNT1# R285 *1K_4
GNT2#/ GPIO53	ESI Strap (Server Only)	ESI compatible mode is for server platforms only	<10,24> PWM_SELECT# R289 *1K/F_4
GNT3#/ GPIO55	Top-Block Swap Override	0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)	<30> PCI_GNT3# R528 *10K/F_4
NV_ALE	IntelR Anti-Theft Technology HDD Data Protection (Intel AT-d) Enable	1 = Enabled 0 = Disabled (Default)	<10> NV_ALE R225 *1K/F_4 +1.8V
NV_CLE	DMI Termination Voltage	DMI termination voltage. Weak internal pull-up. Do not pull low.	<10> NV_CLE R224 *1K/F_4 +1.8V

GPIO8	Reserved	This signal has a weak internal pull up. NOTE: This signal should not be pulled low	<11> RSV_GPIO8 R302 10K_4 +3V_S5 R295 *1K_4
GPIO15	Reserved	0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality	<11> CR_WAKE# R266 1K_4 +3V_S5
GPIO27	On-Die PLL Voltage Regulator <internal weak pull-up>	0 = Disables the VccVRM. 1 = Enables the internal VccVRM to have a clean supply for analog rails.	<11> PCH_GPIO27 R247 *10K_4

Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	IBEX PEAK-M 2/6	1A

Date: Friday, March 05, 2010 Sheet 9 of 50


U36E
PCI
NVRAM
USB
IbexPeak-M_R1P0
U36B
PCI-E*
SMBus
Controller Link
PEG
Prom CLK BUFFER
Clock Flex
Port1 and port9 can be used on debug mode
USB port67 may not be available on all PCH sku (HM55 support 12port only)
MB USB
USB/B-USB1-3
BLUETOOTH
EHCI1
Camera
USB/B-USB1-2
Mini Card (3G)
USB/B-USB1-1
Card Reader
Mini Card (WLAN)
EHCI2
Y4 25MHz
BOARD_ID1
BOARD_ID2
BOARD_ID3
Quanta Computer Inc.
PROJECT : ZR7B
Size
Document Number
IBEX PEAK-M 3/6
Rev 1A
Date: Friday, March 05, 2010
Sheet 10 of 50

IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)



SATA5GP / GPIO49 / TEMP_ALERT# is used to alert for EC when CPU or Graph/Memory controllers' temperature go out of limit. So connecting GPIO49 to EC and avoid this pin to be used for other purpose

GPU RST#



GPIO Pull-up/Pull-down



SV_SET_UP	1-X High = Strong (Default)

BOARD_ID0	High = JV41/JM41 Low = JM51
RSV_GPIO8	High = Disable Low = Enable

Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	IBEX PEAK-M 4/6	1A

Date: Friday, March 05, 2010 Sheet 11 of 50

IBEX PEAK-M (POWER)



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	IBEX PEAK-M 5/6	1A

Date: Friday, March 05, 2010 Sheet 12 of 50

IBEX PEAK-M (GND)





Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	IBEX PEAK-M 6/6	1A

Date: Friday, March 05, 2010 Sheet 13 of 50


JDIM1A
PC2100 DDR3 SDRAM SO-DIMM
(204P)
DDR3-DIMM0_H=5.2_Standard
<5> M_A_A[15:0]
M_A_DQ[63:0] <5>
<5> M_A_BS#0
<5> M_A_BS#1
<5> M_A_BS#2
<5> M_A_CS#0
<5> M_A_CS#1
<5> M_A_CLK0
<5> M_A_CLK0#
<5> M_A_CLK1
<5> M_A_CLK1#
<5> M_A_CKE0
<5> M_A_CKE1
<5> M_A_CAS#
<5> M_A_RAS#
<5> M_A_WE#
R215 10K_4
R216 10K_4
DIMM0_SA0
DIMM0_SA1
<3,15,28> CLK_SCLK
<3,15,28> CLK_SDATA
<5> M_A_ODT0
<5> M_A_ODT1
<5> M_A_DM[7:0]
<5> M_A_DQS[7:0]
<5> M_A_DQS#[7:0]
JDIM1B
PC2100 DDR3 SDRAM SO-DIMM
(204P)
DDR3-DIMM0_H=5.2_Standard
+1.5V_SUS
2.48A
+3V
<4> PM_EXTTS#0
<15,36> DDR3_DRAMRST#
+SMDDR_VREF
R129 M1@0_6
+SMDDR_VREF_DQ0
+SMDDR_VREF_DIMM
<7,36> VREF_DQ_DIMM0
R131 *M3@0_6
<36> +SMDDR_VREF_DQ0
+0.75V_DDR_VTT
R120 *10K_4
R122 *short_6
R121 *10K_4
C269 470p/X7R_4
Place these Caps near So-Dimm0.
C371 10u/6.3V_6
C365 10u/6.3V_6
C386 10u/6.3V_6
C342 .1u/16V_4
C337 .1u/16V_4
C331 10u/6.3V_6
C329 330u/2V_7343
C349 10u/6.3V_6
C332 10u/6.3V_6
C351 .1u/16V_4
C375 .1u/16V_4
C341 .1u/16V_4
+SMDDR_VREF_DIMM
+SMDDR_VREF_DQ0
C391 .1u/16V_4
C392 2.2u/6.3V_6
C266 .1u/16V_4
C268 2.2u/6.3V_6
C409 2.2u/6.3V_6
C410 .1u/16V_4
C424 1U/6.3V_4
C415 1U/6.3V_4
C426 1U/6.3V_4
C425 1U/6.3V_4
C423 10u/6.3V_6
C421 10u/6.3V_6
C419 10u/6.3V_6
Quanta Computer Inc.
PROJECT : ZR7B
Size
Document Number
DDRIII SO-DIMM-0
Rev 1A
Date: Friday, March 05, 2010
Sheet 14 of 50



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	DDRIII SO-DIMM-1	1A

Date: Friday, March 05, 2010 Sheet 15 of 50



For M97, Broadway, Madison and Park PCIE_VDDC is 1.0V

Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	Madison/Broadway-PCIE I/F	1A

Date: Friday, March 05, 2010 Sheet 16 of 50

GPU Power-on sequence

1 => +3V_D
2 => +VGPU_CORE
3 => +VGPU_IO
4 => +1V
5 => +1.5V_GPU
6 => +1.8V_GPU
7 => dGPU_PWROK





Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	Madison/Broadway-MEM I/F	1A

Date: Friday, March 05, 2010 Sheet 18 of 50

CHANNEL A: 512MB DDR3 (64M*16*4pcs)

Park, M92M Use Channel B Memory Interface Only



Group-A0 VREF



Group-A1 VREF



MEM_A0 CLK



Group-A0 decoupling CAP



Group-A1 decoupling CAP



MEM_A1 CLK



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	MEMORY 1 channel A	1A

Date: Friday, March 05, 2010 Sheet 19 of 50

CHANNEL B: 512MB DDR3 (64M*16*4pcs)



Group-B0 VREF



Group-B1 VREF



MEM_B0 CLK



Group-B0 decoupling CAP



Group-B1 decoupling CAP



MEM_B1 CLK



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	MEMORY 2 channel B	1A

Date: Friday, March 05, 2010 Sheet 20 of 50



PIN different between Broadway and Madison

Pin	Broadway	Madison
N27 T27	VDDC	BIF_VDDC
AL31	TS_A	NC_TS_A
AL21	GND	PX_EN



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	Madison/Broadway (DP_PWR/GND)	1A

Date: Friday, March 05, 2010 Sheet 22 of 50

PIN STRAPS



Memory Aperture size	
GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

ROM Table		
EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by dectec
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A : 101	000	See Memory Aperture size
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM



Thermal Sensor

NS	none
WINDBOND	AL83L771K02
GMT	AL000780003



DDR3 Memory Aperture size

DDR3 Memory Aperture size

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512MB	1	1	0
			1GB	1	0	0
			2GB	1	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512MB			
			1GB	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500	2GB	0	0	1
AMD	23EY2387MA12-SZ	AKD5LGGT700	1GB	0	1	0



RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	Strip/Thermal	1A

Date: Friday, March 05, 2010 Sheet 23 of 50

CRT Switch

IV@
SW@



S	Yn
0	EV
1	IV

dGPU_SELECT#	Output
L	EV_LVDS
H	INT_LVDS

CRT



LVDS Switch



LVDS

S	Yn
0	EV
1	IV

dGPU_SELECT#	Output
L	EV_LVDS
H	INT_LVDS





LCD Power



Backlight Control



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	CRT/LVDS/CAMERA/LID	1A

Date: Friday, March 05, 2010 Sheet 24 of 50

I@ HDMI LEVEL SHIFTER

IV@
SW@
SP@



Equalization Control		
PC1 PIN4	PC0 PIN3	EQ Control
L	L	8dB
L	H	4dB
H	L	12dB
H	H	0dB

PC0 internal PD
PC1 internal PD
DDCBUF_EN internal PD
CFG internal PD
DDC_EN internal PU

SW@HDMI-detect



I2C



Switchable Graphic HDMI source



ESD Protect

EMI



HDMI connector



Quanta Computer Inc.		
PROJECT : ZR7B		
Size	Document Number	Rev
	HDMI (PS8101)	1A
Date: Friday, March 05, 2010	Sheet 25 of 50	

Giga-LAN AR8151



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	GLAN BCM57780	1A

Date: Friday, March 05, 2010 Sheet 26 of 50



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	LAN Transformer and RJ45	1A

Date: Friday, March 05, 2010 Sheet 27 of 50

MINI-CARD WLAN(MPC)

+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA

Check LED signal. (active high or low)

H=5.6mm





MINI-CARD 3G(MNC)Reserve for JV41-CP

H=7.0mm





A:(10/17)FAE confirm:
3G module need +3VSUS and no need +1.5V and no need SMBUS

SIM CARD(RFM)Reserve for JV41-CP



SIM CARD SIGNALS
ROUTE PARALLEL

The value of the capacitor is suggest by Siemens HQ expert.
For against 900MHz RF interference. The value of capacitor is 27pF.
For against 1800MHz RF interference. The value of capacitor is 10pF.
1nF/10nF value capacitor use for against ESD purpose.







Closed JSIM1

Quanta Computer Inc.		
PROJECT : ZR7B		
Size	Document Number: MINI PCI-E card/TV	Rev 1A
Date: Friday, March 05, 2010	Sheet 28 of 50	

MAIN SATA HDD



EE RETURN-PATH CAPACITORS



ODD (SATA)



ODD POWER(ODD)

Connect to PCH(GPIO21) pin Y9
and EC pin28(GPIO53)



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	SATA-HDD/ODD/USB-ESATA	1A

Date: Friday, March 05, 2010 Sheet 29 of 50


Codec(ADO)
HP
Mute(ADO)
MIC
Power (ADO)
U39
ALC271X
(Vista Premium Version)
ANALOG
DIGITAL
Spilt by AGND
Spilt by DGND
EMI request
Place next to pin 38
Place next to pin 46
Place next to pin 1
Place next to pin 25
Place next to pin 27
Place next to pin 9
reverse R441
PCBEEP dont coupling any signals if possible
8/17 separate PCBEEP to Digital from Realtek suggestion
0V : Power down Class D SPK amplifer
3.3V : Power up Class D SPK amplifer
GND_EARTH don't coupling AGND and SPK signals
C730, C787 close U37 pin3 and L65
U38
*G923-330T1UF
Quanta Computer Inc.
PROJECT : ZR7B
Size
Document Number
REALTEK ALC663&888/MDC
Rev
1A
Date: Friday, March 05, 2010
Sheet 30 of 50

MIC



Internal Speaker



HP/SPDIF





Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	AMP /AUDIO JACK CONN	1A

Date: Friday, March 05, 2010 Sheet 31 of 50

CARD READER Controller

4 IN 1 CARD READER (MMC)



Close to CN14 pin 14 & pin23
4.7u CAP close to pin23

Main	DFHD36MS006
Second	DFHD36MS012





Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	AU6433 CardReader	1A

Date: Friday, March 05, 2010 Sheet 32 of 50

POWER BOARD CONN(UIF)



LED



SW /B



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	POWER/MMB/LAUNCH/LED	1A

Date: Friday, March 05, 2010 Sheet 33 of 50

USB



BLUETOOTH CONNECTOR



USB/B





R230, R229, R321, R324, R316, R314, R306, R297

Quanta Computer Inc.		
PROJECT : ZR7B		
Size	Document Number: USB/ BT	Rev 1A
Date: Friday, March 05, 2010	Sheet 34 of 50	

K/B



CPU FAN



TOUCHPAD & Switch CONN.



H-C157D63PT



H-C236D157PB

H-C197D122PB



h-c236d118p2



H-C236D142PB



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	KB/FAN/TP+FP	1A

Date: Friday, March 05, 2010 Sheet 35 of 50

EMI decoupling



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	S3 power saving	1A

Date: Friday, March 05, 2010 Sheet 36 of 50

EC(KBC)



I/O ADDRESS SETTING(KBC)

SHBM=0: Enable shared memory with host BIOS

SHBM — SHBM_R — R407 — 10K_4

1/13 Comfirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware

SM BUS PU(KBC)



ACER ID(KBC)

SPI FLASH(KBC)



1/13 Comfirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by
default, the flash device should be 50MHz (or faster)

HWPG(KBC)



POWER-ON Switch(KBC)



INTERNAL KEYBOARD STRIP SET(KBC)

Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	WPCE781 & FLASH	1A

Date: Friday, March 05, 2010 Sheet 37 of 50



Quanta Computer Inc.

PROJECT : ZR7

Size	Document Number	Rev
	CHARGER (ISL88731)	1A

Date: Friday, March 05, 2010 Sheet 38 of 50


MAIND
MAIND <36,43,47>
<4,48> SYS_SHDN#
PR105 SHORT_PAD_4
VL
VIN_SRC
Add 100u cap
PC223
100u/25V_6X5.7
PC215
0.1u/50V_6
PC214
2200p/50V_6
PC102
10u/25V_1206
PC218
10u/25V_1206
3V5V_EN
PR251
SHORT_PAD_4
PR252
SHORT_PAD_4
5V_EN
3V_EN
PR243
39.2K/F_4
PR102
390K_4
PR101
150K_4
PC198
0.1u/50V_6
PC197
0.01u/16V_4
PC199
4.7u/10V_8
PR239
SHORT_PAD_4
PC92
1u/16V_6
PR107
SHORT_PAD_4
PR106
*0_4
PC94
0.1u/50V_6
REF
PR103
*0_6
PC101
0.1u/50V_6
PC95
2200p/50V_4
PC98
10u/25V_1206
OCP:10A
L(ripple current)
=(19-5)*5/(2.2u*0.4M*19)
~4.18A
Iocp=10-(4.18/2)=7.91A
Vth=7.91A*14.2mOhm=112.322mV
R(Ilim)=(112.322mV*10)/5uA
~220K
OCP: 10A
+5VPCU
PQ68
AO4468
5V_DH
5V_LX
PQ71
AO4710
5V_DL
PL16
2.2uH_14A
change to 330u/6.3V_6x5.7
PC201
330u/6.3V_6X5.7
PC91
0.1u/50V_6
PR247
*0_4
PR108
SHORT_PAD_4
PC93
10u/25V_1206
PR267
*2.2_6
PC224
*2200p/50V_6
PD13
SX34
PR111
200K/F_6
DDPWRGD_R
5V_EN
PU11
RT8206B
BYP
OUT1
FB1
ILIM1
PGOOD1
EN1
DH1
LX1
PAD
LDOREFIN
LDO
VIN
NC
ONLDO
VCC
TON
REF
REFIN2
ILIM2
OUT2
SKIP#
PGOOD2
EN2
DH2
LX2
BST1
DL1
PVCC
GND
PGND
DL2
BST2
REFIN2
SKIP
DDPWRGD_R
3V_EN
PR110
182K/F_6
PC204
0.1u/50V_6
PR256
1/F_6
PC205
0.1u/50V_6
PR255
1/F_6
3V_DH
3V_LX
3V_DL
PQ70
AO4468
PQ69
AO4710
PL15
2.2uH_14A
PR114
*2.2_6
PC100
*2200p/50V_6
PD10
SX34
PR246
*0_4
PR249
SHORT_PAD_4
OCP : 8A
+3VPCU
change to 330u/6.3V_6x5.7
PC194
330u/6.3V_6X5.7
PR245
SHORT_PAD_6
PC191
0.1u/50V_6
PR109
*0_6
PR258
*0_6
PR240
SHORT_PAD_6
PC207
1u/16V_6
PR257
SHORT_PAD_6
SKIP
PR112
*0_6
REF
PR250
SHORT_PAD_6
0 ohm change to shot pad 2/12 09
OCP:8A
L(ripple current)
=(19-3.3)*3.3/(2.2u*0.5M*19)
~2.48A
Iocp=8-(2.48/2)=6.67A
Vth=6.67A*15mOhm=94.714mV
R(Ilim)=(94.714mV*10)/5uA
~191K
PD11
CHN217UPT
PD12
CHN217UPT
PC209
0.1u/50V_6
PC99
0.1u/50V_6
PC210
0.1u/50V_6
PR264
22_8
+15V
+15V_ALWP
PC221
0.1u/50V_6
+3VPCU
PR104
100K/F_4
DDPWRGD_R
PR248
SHORT_PAD_4
SYS_HWPG <37>
+5VPCU
PQ59
AO3413
+5V_GPU
0.75A
PR220
10K_4
+5V
PR211
10K_4
dGPU_5V_EN
PQ63
DMN601K-7
<11> dGPU_PWR_EN#
PQ60
DMN601K-7
7/7 Add +5V_GPU
VIN_SRC
+3V_S5
+5V_S5
+15V
+5VPCU
+3VPCU
PR233
1M_6
PR215
22_8
PR223
22_8
PR212
1M_6
S5D
PQ25
AO4496
PQ22
AO3404
<37,43>
+3V_S5
0.23A
<37,48> S5_ON
PQ57
DTC144EU
PR232
1M_6
PQ61
DMN601K-7
PQ62
DMN601K-7
PQ58
DMN601K-7
PC185
2.2n/50V_4
+5V_S5
2.85A
8/12 modify
VIN_SRC
+1.5V_SUS
+SMDDR_VREF
+15V
PR75
1M_6
PR79
22_8
PR76
22_8
PR74
3G@1M_6
SUSD
SUSON
PQ17
DTC144EU
PR77
1M_6
PQ15
DMN601K-7
PQ16
DMN601K-7
PQ14
3G@DMN601K-7
PC65
2.2n/50V_4
PQ13
3G@AO6402A
2A
+3V
L26
*3G@0_8
7/28 BOM option for 3G or WL
+3VSUS
7/9 add +3VSUS for 3G option
MAIND
PQ24
AO4496
2.17A
+5V
PQ23
AO4496
3.11A
+3V
Quanta Computer Inc.
PROJECT : ZR7
Size
Document Number
SYSTEM 5V/3V (RT8206)
Rev
1A
Date: Friday, March 05, 2010
Sheet 39 of 50


[PWM]
PR71, PR72, PR73, PR74, PR75, PR76, and PR77 deleted
VR_PWRGD_CK505# <3>
DELAY_VR_PWRGOOD <4,8>
VIN
+3V
+5V_S5
PR72 SHORT_PAD_6
PR177 1.91K/F_4
PR163 1.91K/F_4
5/12 Change pr144 from 10K to 1.91K
PR71 10_6
PC62 0.22u/25V_6
PR60 SHORT_PAD_8
PC60 1u/6.3V_4
+1.1V_VTT
7/16 modify
PR165 *499/F_4
H_PSI#
PR164 10K/F_4
PR64 147K/F_6
<4> H_PROCHOT#
Close to Phase 1 Inductor
PR188 *470K_4 NTC
PR53 *4.02K/F_4
PC56 *0.01u/16V_4
PU8
ISL62882
VDD
VIN
CLK_EN#
PGOOD
PAD
PSI#
RBIAS
VR_TT#
NTC
VID0
VID1
VID2
VID3
VID4
VID5
VID6
VR_ON
DPRSLPVR
FB
FB2
COMP
VW
VSEN
RTN
ISUM-
ISUM+
UGATE1
BOOT1
PHASE1
LGATE1a
LGATE1b
VSSP1
ISEN1
VCCP
UGATE2
BOOT2
PHASE2
LGATE2
VSSP2
ISEN2
IMON
<6> H_VID0
<6> H_VID1
<6> H_VID2
<6> H_VID3
<6> H_VID4
<6> H_VID5
<6> H_VID6
<37> VRON
<6> H_DPRSLPVR
PR183 100K/F_4
PR180 499/F_4
PR65 *10K/F_4
PC151 22p/50V_4
PR54 412K/F_4
PC52 150p/50V_4
PC154 10p/50V_4
PR52 8.06K/F_4
PC53 1000p/50V_4
5/12 Change pr24 rom 2.87K to 2.8K
PR55 2.7K/F_4
PR56 562/F_4
PC55 390p/50V_4
+VCC_CORE
PR61 *27.4_4
PC57 330p/50V_4
<6> VCCSENSE
PR62 SHORT_PAD_4
Parallel
<6> VSSSENSE
PR68 SHORT_PAD_4
PC58 1000p/50V_4
PC155 330p/50V_4
PR67 *27.4_4
PR190 2.2_6
PC166 0.22u/25V_6
62882_DH1
62882_LX1
62882_DL1A
62882_DL1B
62882_ISEN1
PC153 0.22u/10V_4
VSUM-
8/10 modify
PR198 SHORT_PAD_4
+5V_S5
PC168 1u/6.3V_4
PC64 1u/6.3V_4
PR193 2.2_6
PC167 0.22u/25V_6
62882_ISEN2
PC152 0.22u/10V_4
I_MON <6>
PR191 9.76K/F_4
PC165 0.033u/16V_4
VSSSENSE
5/12 Change pc92 rom 0.33u_4 to 0.22u_6
5/12 stuff pc26 0.068u_6
PC162 0.22u/10V_6
PC161 0.068u/25V_6
VSUM+
PR171 82.5/F_4
PC160
PC156 0.01u/16V_4
2700p/50V_4
PR185 SHORT_PAD_4
PR184 11K/F_4
PR57 2.61K/F_4
PR194 10K_6_NTC
Panasonic
ERT-J1VR103J
5/12 Change pr34 rom 1K to 1.24K
PR181 1.24K/F_4
PC158 0.1u/10V_4
Close to Phase 1 Inductor
PC157 *1000p/50V_4
PR174 *100/F_4
Load Line setting to 2mV/A
5/12 un-stuff PC76,PR140
PC159 2200p/50V_6
8/4 EMI request
PC59 0.1u/50V_6
PC61 10u/25V_1206
PC164 10u/25V_1206
PC150 100u/25V_6X7.7
PQ44 AOL1448
PQ48 AOL1718
PQ49 AOL1718
PR73 *2.2/F_6
PC63 *1000p/50V_6
PL11 0.36uH
+VCC_CORE
PC66 330u/2V_7343
PR176 SHORT_PAD_4
PR179 SHORT_PAD_4
PR59 10K/F_4
PR175 3.65K/F_4
PR178 1/F_4
PR63 10K/F_4
PC177 2200p/50V_6
PC75 0.1u/50V_6
PC74 10u/25V_1206
PC176 10u/25V_1206
PC179 100u/25V_6X7.7
PQ52 AOL1448
PQ51 AOL1718
PQ50 AOL1718
62882_DH2
62882_LX2
62882_DL2
PR83 *2.2/F_6
PC73 *1000p/50V_6
PL12 0.36uH
PC70 330u/2V_7343
PR161 SHORT_PAD_4
PR167 SHORT_PAD_4
PR51 10K/F_4
PR160 3.65K/F_4
PR166 1/F_4
PR58 10K/F_4
Quanta Computer Inc.
PROJECT : ZR7
Size
Document Number
CPU Core (ISL62882)
Rev 1A
Date: Friday, March 05, 2010
Sheet 40 of 50

[PWM]



TON=3.85p*RTON*Vout/(Vin-0.5)

Frequency=Vout/(Vin*TON)

TON=3.85p*1M*1/(Vin-0.5)

Frequency=1/(0.0036767)=272K

AO1718 Rdson=3~4.3mOhm

L(ripple current)

=(19-1.05)*1.05/(1u*272k*19)

~3.64A

4.3m*18=RILIM*20uA

RILIM=3.87K --- 3.92K

9/4 modify

Quanta Computer Inc.		
PROJECT : ZR7		
Size	Document Number: +VTT (UP6111A)	Rev 1A
Date: Friday, March 05, 2010	Sheet 41 of 50	



TON=3.85p*RTON*Vout/(Vin-0.5)

Frequency=Vout/(Vin*TON)

TON=3.85p*1M*1/(Vin-0.5)

Frequency=1/(0.0036767)=272K

AO4710 Rdson=11.7~14.2mOhm

L(ripple current)
=(19-1.05)*1.05/(1u*272k*19)
~3.646A

14.2m*10=RILIM*20uA

RILIM=7.1K--- 7.15K

Quanta Computer Inc.

PROJECT : ZR7

Size	Document Number	Rev
	VCCP 1.05V(UP6111A)	1A

Date: Friday, March 05, 2010 Sheet 42 of 50







Quanta Computer Inc.

PROJECT : ZR7

Size	Document Number	Rev
	DDR III 1.5V(TPS51116)	1A

Date: Friday, March 05, 2010 Sheet 43 of 50



Frequency(PR220=200K)	300K

Madison VID Table

VID1	VID2		
VCORE1.2ID0	VCORE1.2ID1		+VCC_GFX_CORE
LOW (0)	LOW (0)		1.05V
HIGH (1)	LOW (0)		1.0V
LOW (0)	HIGH (1)		0.95V
HIGH (1)	HIGH (1)		0.90V

PR127 = 44.2K
PR129 = 49.9K
PR123 = 470K
PR5 = 220K

PARK VID Table

VID1	VID2		
VCORE1.2ID0	VCORE1.2ID1		+VCC_GFX_CORE
LOW (0)	LOW (0)		1.12V
HIGH (1)	LOW (0)		1.05V
LOW (0)	HIGH (1)		0.95V
HIGH (1)	HIGH (1)		0.90V

PR127 = 39.2K CS33922FB15
PR129 = 49.9K
PR123 = 332K CS43322FB15
PR5 = 130K CS41302FB00

Quanta Computer Inc.

PROJECT : ZR7

Size	Document Number	Rev
	GPU CORE(MAX8792)	1A

Date: Friday, March 05, 2010 Sheet 44 of 50



Quanta Computer Inc.

PROJECT : ZR7

Size	Document Number	Rev
	+VGPU_IO(ISL62872)	1A

Date: Friday, March 05, 2010 Sheet 45 of 50

Int_VGA [PWM]



1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

Quanta Computer Inc.

PROJECT : ZR7

Size	Document Number	Rev
	+VGFX_AXG (ISL62881)	1A

Date: Friday, March 05, 2010 Sheet 46 of 50


1.76A
+3VPCU
PC212 10u/10V_8
PC97 0.1u/25V_4
PU12 HPA00835RTER
VIN
EN
VSNS
COMP
RT/CLK
SS
PH
BOOT
PWRGD
GND
AGND
PAD
PR113 SHORT_PAD_4
MAINON
PC203 1000p/50V_4
54418-1.8_VFB
PR259 15K/F_4
PR261 182K/F_4
PC216 *100P/50V_4
PC213 0.01u/25V_4
PC217 1200p/50V_4
MAINON <37,41,42,43>
DCR(max)=10mohm
PL17 1.0uH/11A_7X7X3
PR254 SHORT_PAD_6
PC206 0.1u/50V_6
PR253 100K/F_4
HWPG_1.8V <37>
+3VSUS
+1.8V
R1
R2
PR263 51.1/F_4
PR262 100K/F_4
PR260 78.7K/F_4
PC208 0.1u/25V_4
PC96 10u/10V_8
PC211 10u/10V_8
V0=0.8*(R1+R2)/R2
SW@
2A
+1V
PC148 SW@10u/10V_8
PC149 SW@0.1u/25V_4
PU7 SW@HPA00835RTER
PR159 SW@SHORT_PAD_4
<45> PG_1V_EN
PC144 SW@1000p/50V_4
54418-1_VFB
PR169 SW@8.06K/F_4
PR168 SW@182K/F_4
PC51 *SW@100P/50V_4
PC50 SW@0.01u/25V_4
PC54 SW@1200p/50V_4
DCR(max)=10mohm
PL10 SW@1.0uH/11A_7X7X3
PR157 SW@SHORT_PAD_6
PC147 SW@0.1u/50V_6
PR158 SW@10K/F_4
PG_1.5V_EN <43>
PR173 SW@51.1/F_4
PR170 SW@20K/F_4
PR162 SW@78.7K/F_4
PC145 SW@0.1u/25V
PC146 SW@10u/10V_8
PC48 SW@10u/10V_8
V0=0.8*(R1+R2)/R2
VIN_SRC
PR49 SW@1M/F_6
PR46 SW@1M/F_6
change p/n
PQ6 SW@SWAO6402A
+1.5V_GPU
PR47 SW@SHORT_PAD_4
PQ7 SW@PDTC143TT
PR48 SW@1M/F_6
PQ8 SW@DMN601K-7
PC46 *SW@2.2n/50V_4
+1.8V_GPU
1.41A
PC47 SW@1u/10V_4
7/9 change power enable net name to +1.5V_GPU (ZY9B solution)
Add it for S3 leakage circuit
<36> MAINON_DIS_G
7/23 modify
PR192 1M/F_6
PR186 1M/F_6
<37,41,42,43> MAINON
PR195 *100K_4
PQ47 DTC144EUA
+3V
PR187 22_8
PQ41 DMN601K-7
+5V
PR172 22_8
PQ42 DMN601K-7
+1.1V_VTT
PR182 22_8
PQ43 DMN601K-7
+1.5V
PR197 22_8
PQ46 DMN601K-7
+1.05V
PR196 22_8
PQ45 DMN601K-7
+15V
PR189 1M/F_6
PQ40 DMN601K-7
MAINON_G
MAIND
MAIND <36,39,43>
PC163 *2.2n/50V_4
7/7 modify
Quanta Computer Inc.
PROJECT : ZR7
Size
Document Number
Discharge/1.8V)
Rev 1A
Date: Friday, March 05, 2010
Sheet 47 of 50



For EC control thermal protection (output 3.3V)

Quanta Computer Inc.

PROJECT : ZR7

Size	Document Number	Rev
	Thermal Protection	1A

Date: Friday, March 05, 2010 Sheet 48 of 50



Quanta Computer Inc.

PROJECT : ZR7B

Size	Document Number	Rev
	POWER MANAGEMENT	1A

Date: Friday, March 05, 2010 Sheet 49 of 50

Model	REV	CHANGE LIST	Z87	
			2013/08	2013/09
Z87B MB	1A	NOTE 1: Change Resistor(R1,R2,R3,R4,R5,R6,R7,R8) Value requirement_rev	1	1A
		1. Change_rev	1	1A
		2. Install_MOV, MOV_rev	1	1A
		NOTE 2: EQ and LPC power system add PWR for power design change_rev		
		1. Change PWR_SEQ2 power system add PWR for power design change_rev	02	0229
		2. Change PWR_SEQ3, power system add PWR for power design change_rev	02	0229
		3. Install PCB4 for power design change_rev	02	0229
		4. Change PCB4 Value to 0.1uF and PCB4_rev	02	0229
		5. Change PCI to Active_rev	02	0229
		6. Change PCI_SEQ1 for power design change_rev	02	0229
	2A	NOTE 1: Change PWR_CTRL for PCB revision update_01_REV	02	0229
		2. Add NOTE for PWR power control_rev	02	0229
		3. Change Resistor Value and Install part for Speaker noise_FCL_CCD	02	0229
		4. Power design change	02	0229
		1 NTC1 change to use PTC0ZB002	02	0229
		2 NTC2 change to use PTC0ZB002	02	0229
		3 NTC3 change to use PTC0ZB002	02	0229
		4 NTC4 change to use PTC0ZB002	02	0229
		5 NTC5, NTC6, NTC7, NTC8, NTC9,NTC10 change to use PRC0ZB003	02	0229
		6 NTC11 change to use PRC0ZB003	02	0229
		7 NTC17 change to use PRC0ZB003	02	0229
		8 NTC18 change to use PRC0ZB003	02	0229
		9 NTC19 change to use PRC0ZB003	02	0229
		10 NTC20 change to use PRC0ZB003	02	0229
		11 NTC21 change to use PRC0ZB003	02	0229
		12 NTC22 change to use PRC0ZB003	02	0229
		13 NTC23 change to use PRC0ZB003	02	0229
		14 NTC24,NTC25 change to use PTC0ZB002	02	0229
		15 NTC26,NTC27 change to use PRC0ZB003	02	0229
		16 NTC28,NTC29 change to use PRC0ZB003	02	0229
		17 NTC30 change to use PRC0ZB003	02	0229
		NOTE 2:PWR_SEQ change Resistor Value	02	0229
		1. Add_rev power system_rev_REV	02	0229
		2. Add _0.9V_REV power system_rev_REV	02	0229
		3. Change PWR_SEQ1 and PWR_SEQ2 Resistor Value for DDR VDD control_rev	02	0229
		4. Change PWR_SEQ4 Resistor Value for 5V_S5 to 3V_S5 power_rev	02	0229
		5. Add NOT1, NOT2 for PWR_SEQ4_rev	02	0229
		6. Change Resistor Value for PWR_SEQ4	02	0229
		7 CPU_CPU1 change footprint_rev	02	0229
		8 Cpu_Cpu1 change footprint_rev	02	0229
		9 CPU change footprint_rev	02	0229
		10 CPU change footprint_rev	02	0229
		11 CPU_QFN_QP change to _QS	02	0229
		12 CPU change footprint_rev	02	0229
		13 Change PWR_SEQ5 Resistor Value	02	0229
		14. Add NOT3,NOT4,NOT5,NOT6,NOT7,NOT8,NOT9 for DDR test_rev	02	0229
		15. Add NOT10,NOT11 for chan requirement_rev	02	0229
		16. NOT1, NOT2, NOT3 change value to 100k/5%_rev	02	0229
		NOTE 3:Change Hand Free VRDPRO2010 to VRB0402C010 for random cost down requirement_rev	02	0229
		1. Change Resistor Value for Hand Free VRDPRO2010 to VRB0402C010 for random cost down requirement_rev	02	0229
		2. PWR change R78 and Footprint for PWR design change_rev	02	0229
		3. add Q24, Q25, R80, R81, R82, R83, R84 for DDR clamp_rev	02	0229
		4. Change R79 Value to 0.1uF for PWR design change_rev	02	0229
		5. Change R5R8R9, R6, R7, R10, R11 and add R5R8R9, R6, R7 for mechanical change_rev	02	0229
		7. add R85, R86 1.5K for DDR test_rev	02	0229
		8. Change R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18 for DDR requirement _rev	02	0229
		9. Change R81, R82 from 1K to 1.5K for DDR requirement_rev	02	0229
		10. Change R83 from 100ohm to 0ohm for DDR design change _rev	02	0229
		NOTE 4: Remove R85, R86 DDR 1K requirement,Different power between Mobile and Desk_rev	02	0229
		1. Remove Hand Shake Cmd_rev	02	0229
		2. Change Resistor Value for PWR design	02	0229
		3. add QC1,QC2 _0402 for RAM VDD_rev	02	0229
		4. Change Q24,Q25 for update VDD DDR3 voltage_rev	02	0229
		5. Change R81, R82 R83, R84 for Mac_REV, Battery connector change_rev	02	0229
	3A	NOTE 1. Add Cmd for Chipset requirement_rev	02	0229
		2. Change Resistor Value for Hand Shake Cmd Cmos_rev	02	0229
		3. Change R5R8R9, R6, R7, R10, R11 for Chipset requirement_rev	02	0229
		4. Power design change	02	0229
		1 NTC1, NTC2, NTC3, NTC4, NTC5, NTC6, NTC7, NTC8, NTC9, NTC10, NTC11, NTC12, NTC13, NTC14, NTC15, NTC16, NTC17, NTC18, NTC19, NTC20, NTC21, NTC22, NTC23, NTC24, NTC25, NTC26, NTC27, NTC28, NTC29, NTC30 change 0ZB for power design change_rev	02/3	2/3A
		2 add PCB4 for power design change_rev	02/3	2/3A
		3 add PCB5 for power design change_rev	02/3	2/3A
		NOTE 2: Change PWR, MOV2, MOV3 for Power design change_rev	02/3	2/3A
		1. Add Q26, Q27, R87 and R88, Q27 change name_rev	02/3	2/3A
		2. Change R87 and R88 Value for PWR design change_rev	02/3	2/3A
		3. Change R81, R82 location for PWR design change_rev	02/3	2/3A
		4. Remove R87 and R88 PWR_PRE for EC requirement_rev	02/3	2/3A
		NOTE 3. ADD DDR3,DDR3 VDD_rev_rev	02/3	2/3A
		2. Add DDR3,DDR3 VDD_rev_rev	02/3	2/3A
		3. Add DDR3,DDR3,DDR3,